Simulation Study of Deep Sub-micron and Nanoscale Semiconductor Transistors

نویسندگان

  • Tongsheng Xia
  • Sanjay K. Banerjee
  • Dim-Lee Kwong
  • Ananth C. Dodabalapur
  • Brian A. Korgel
  • Sanjay Banerjee
  • Brian Korgel
  • Xin Wang
  • Fei Li
  • Xiao-Feng Fan
  • Wanqiang Chen
  • Xin Zheng
  • Swaroop Ganguly
  • Li Lin
  • Di Li
  • Yueran Liu
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Device Characterisation of Short Channel Devices and Its Impact on Cmos Circuit Design

Semiconductor technology has reached an end in the manufacture of conventional Metal Oxide semiconductor Field Effect Transistor (MOSFET). The continuous scaling of semiconductor devices has kept pace with Moore’s law and transistors below 1μm are grouped under deep sub-micron (DSM) technology node. But this trend seem to end beyond deep sub micron levels due to main design constraints such as ...

متن کامل

Numerical Simulation of Random Dopant Fluctuation in Sub-65 nm Metal-Oxide-Semiconductor Field Effect Transistors

As the gate length of MOSFET devices shrinks down below 100 nm, the fluctuation of major devices parameter, namely, threshold voltage (VTH), subthreshold swing, drain current (ID) and subthreshold leakage current due to influences of processes variations becomes a serious problem. Random dopant fluctuation is one of the problems. In this work, we numerically examine the fluctuation effects of r...

متن کامل

Self-Healing Wire-Streaming Processors on 2-D Semiconductor Nanowire Fabrics

With recent promising progress on nanoscale devices including semiconductor nanowires and nanowire crossbars, researchers are trying to explore the possibility of building nanoscale computing systems. We have designed a nanoscale application-specific architecture called NASIC, which is based on semiconductor nanowire grids and FETs at crosspoints. In this paper, we propose a built-in redundancy...

متن کامل

1 C - 4 On Mismatch in the Deep Sub - Micron Era - from Physics to Circuits

AhstractRapid decrease in feature sizes has increasingly accentuated the importance of matching between transistors. Deep submicron designs will further emphasize the need to focus on the effects of mismatch. Furthermore, increased efforts on high level analog device modeling will necessitate accompanying mismatch simulation and measurement methods. The deep sub-micron era forces circuit design...

متن کامل

Reduction of Local Mechanical Stress in a Transistor Using Si3N4 ÕSiOxNy Contact ESL

We have investigated the influence of a contact etch-stop layer ~ESL! on the local mechanical stress in a deep sub-micrometer complementary metal oxide semiconductor ~CMOS! field-effect transistor using convergent-beam electron diffraction with nanoscale resolution. By introducing a thin buffer layer of SiOxNy underneath the Si3N4 contact ESL, we have shown that the compressive channel strain c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005